Equation 5 · Comparing the Main Approaches to Chiplets and Advanced Packaging
What does this equation mean?
Read the formula alongside the article passage below. Each part has a deeper page with its role in the equation, the supporting passage and nearby citations.
This equation states an equality: the expressions on both sides have the same value under the article’s assumptions. Read the equation part by part below; each part has a contextual explanation and a link to its mathematical background.
Read it piece by piece
Symbol Δ T_j
Δ is part of the quantity the equation computes from the expression on the right.
Symbol P
the power dissipated at that tier and each is the thermal resistance of one layer already between that tier and the heat sink — die bulk, bonding interface, or an intervening active tier.
Symbol i
i appears in the bound of this sum. The bound states where the repeated operation starts, ends, or which values it includes.
Symbol N
N appears in the bound of this sum. The bound states where the repeated operation starts, ends, or which values it includes.
Symbol R_th,i
the thermal resistance of one layer already between that tier and the heat sink — die bulk, bonding interface, or an intervening active tier.
=
The expressions on both sides represent the same quantity under the stated assumptions.
See an illustrated explanation →change
Capital delta attached to a quantity marks a difference between two values of that quantity; the article’s sign convention determines the order.
subscript
The lower label selects a particular version, component, or indexed member of the quantity. For example, x₀ and xₜ can be values at different positions.
superscript
A raised number can be a power. When it is a label or bound, it selects a case or the upper limit of a sum; the formula’s structure distinguishes these uses.
See an illustrated explanation →Starting index or lower bound: i=1
This label says where the repeated addition, multiplication, or accumulation starts. Read its value or condition together with the article’s description of the index.
Ending index or upper bound: N
This label says where the repeated addition, multiplication, or accumulation stops. It sets the last term or end of the range.
How to interpret it
Read it with the definitions, units, and assumptions supplied by the article.
What the article says around this equation
The bill for that proximity arrives as heat, and it arrives in a specific, structural way rather than as a vague “3D runs hotter” intuition. A stack has exactly one face in contact with the package’s heat-removal path — typically the topmost die, under a lid or heat spreader — so the temperature rise at a given tier depends on everything the heat has to cross to reach that face: . where P is the power dissipated at that tier and each is the thermal resistance of one layer already between that tier and the heat sink — die bulk, bonding interface, or an intervening active tier. A tier two layers from the heat-removal face inherits the resistance of…
Read the full surrounding passage
The bill for that proximity arrives as heat, and it arrives in a specific, structural way rather than as a vague “3D runs hotter” intuition. A stack has exactly one face in contact with the package’s heat-removal path — typically the topmost die, under a lid or heat spreader — so the temperature rise at a given tier depends on everything the heat has to cross to reach that face: . where P is the power dissipated at that tier and each is the thermal resistance of one layer already between that tier and the heat sink — die bulk, bonding interface, or an intervening active tier. A tier two layers from the heat-removal face inherits the resistance of everything below it in a way a single die never does, which is why thermal co-design and power-tier placement, not raw stack height, are what determine whether a given 3D design is thermally viable.
Sources cited in the article section
- [6] Chiplets: Piecing Together the Next Generation of Chips (Part I) ↗
- [11] Architecture, Dataflow and Physical Design Implications of 3D-ICs for DNN-Accelerators ↗
These citations give research context. Read each source to check which claims it supports.
Return to Comparing the Main Approaches to Chiplets and Advanced Packaging