← Mathematical compendium

Published equation contexts

B  ≈  W⋅feffB \;\approx\; W \cdot f_{\mathrm{eff}}

Why this formula appears here

Bandwidth in particular has a hidden physical driver that explains why these four approaches look so different from one another: pin count. A memory bus’s raw bandwidth is well approximated by B  ≈  W⋅feffB \;\approx\; W \cdot f_{\mathrm{eff}}. with W the bus width in bits and fefff_{\mathrm{eff}} the effective transfer rate per pin. For a conventional DIMM interface, W is set by the number of package pins a processor can spare and a printed-circuit board can route, and that number has a hard physical ceiling — DDR5 alone specifies 288 pins per channel, and adding channels for more bandwidth becomes markedly more expensive under a CPU package’s pin budget [ 6 ] . Once W is capped by the board, the only lever left is…

Read the full article-specific guide →

Read the representative guide

BB

Symbol B

B is a part of this expression. Its role is fixed by the surrounding article and by the operations shown in the formula.

Read this term in its guide →
WW

Symbol W

W is a part of this expression. Its role is fixed by the surrounding article and by the operations shown in the formula.

Read this term in its guide →

How to interpret it

Its accuracy depends on the assumptions and range of use described in the article.

Research cited beside this formula

Published contexts (1)

A symbol can carry a different meaning in another article. Each occurrence keeps its own guide and term definitions.

B  ≈  W⋅feff,B \;\approx\; W \cdot f_{\mathrm{eff}},

Equation 1 · Semiconductors

Comparing the Main Approaches to AI Memory Systems and the Bandwidth Wall

This equation gives an approximation: it relates the quantities while allowing an approximation.

Bandwidth in particular has a hidden physical driver that explains why these four approaches look so different from one another: pin count. A memory bus’s raw bandwidth is well approximated by B  ≈  W⋅feffB \;\approx\; W \cdot f_{\mathrm{eff}}. with W the bus width in bits and fefff_{\mathrm{eff}} the effective transfer rate per pin. For a conventional DIMM interface, W is set by the number of package pins a processor can spare and a printed-circuit board can route, and that number has a hard physical ceiling — DDR5 alone specifies 288 pins per channel, and adding channels for more bandwidth becomes markedly more expensive under a CPU package’s pin budget [ 6 ] . Once W is capped by the board, the only lever left is…

Meanings in this article

Equation guide → · Article →