Equation 2 · Comparing the Main Approaches to Advanced Semiconductor Fabrication
What does this equation mean?
Read the formula alongside the article passage below. Each part has a deeper page with its role in the equation, the supporting passage and nearby citations.
This mathematical expression combines the displayed quantities; its precise role follows from the surrounding article text. Read the equation part by part below; each part has a contextual explanation and a link to its mathematical background.
Read it piece by piece
Symbol σ
σ is a part of this expression. Its role is fixed by the surrounding article and by the operations shown in the formula.
How to interpret it
Read this expression with the definitions, units, and assumptions supplied by the article.
What the article says around this equation
What a mask count actually costs is not one extra exposure. It is an extra circuit through the entire patterning loop: another resist coat, another exposure, another develop, in most multi-patterning schemes another etch and clean, and another round of the metrology that has to confirm the result before the next layer can be trusted to sit on top of it. If a critical layer’s target pitch is split across N separately printable exposures — as litho-etch-litho-etch and self-aligned multiple patterning both do, in different ways — and each exposure contributes an independent, zero-mean placement error of standard deviation , the layer’s overlay-driven placement uncertainty combines in…
Read the full surrounding passage
What a mask count actually costs is not one extra exposure. It is an extra circuit through the entire patterning loop: another resist coat, another exposure, another develop, in most multi-patterning schemes another etch and clean, and another round of the metrology that has to confirm the result before the next layer can be trusted to sit on top of it. If a critical layer’s target pitch is split across N separately printable exposures — as litho-etch-litho-etch and self-aligned multiple patterning both do, in different ways — and each exposure contributes an independent, zero-mean placement error of standard deviation , the layer’s overlay-driven placement uncertainty combines in quadrature:
Sources cited in the article section
- [4] The case for High NA EUV: unlocking the next era of chip manufacturing ↗
- [3] International Roadmap for Devices and Systems 2023 Update: Lithography and Patterning ↗
- [6] TWINSCAN EXE:5000 ↗
- [7] 5 things you should know about High NA EUV lithography ↗
These citations give research context. Read each source to check which claims it supports.
Return to Comparing the Main Approaches to Advanced Semiconductor Fabrication